Abstract -A pipelined time digitizer CMOS gate-array has been developed using 0.5 µm Sea-of-Gate technology. Precise timing signals which are used to sample input signals are generated from 32 taps of an asymmetric ring oscillator. The frequency of the oscillator is controlled by a PLL circuit which runs in the 10 -50
We also found that TMC-like devices have applications in many fields; not only scientific fields but also in such industries as the mass spectroscopy of recoiled ions (MSRI) [7] , distance measurements of auto mobiles [8] , and video signal processing [9] . Although the first TMC chip (TMC1004) fulfills most of our basic requirements, the development cost was relatively high, and it was not so easy to modify the circuits for each application due to the full-custom layout. Each application requires a different performance in the encoding circuit (rising edge and/or falling edge), double-pulse resolution, time resolution, and the buffer depth. To ease the modification and to reduce the cost, we began to develop a gate-array version of the TMC. In addition, the gate-array structure is more adequate for a radiation-hardened process, which is required in some experiments, due to the uniform physical structure of transistors.
The direct conversion of the TMC circuit to a gate-array is not suitable due to the difference in the technologies; we thus newly developed a time digitizing circuit with a phase locked loop (PLL) circuit.
To obtain an even number of equally spaced timing signals, we developed an asymmetric ring oscillator and implemented 32 stages of the oscillator in the gate-array chip. The time-critical parts are simulated in an analog simulator and manually arranged; however all other parts were designed with a conventional gate-array design methodology. Besides a reduction in the cost and the turn-around time, the time resolution and stability have also been improved in the new chip.
In this paper we report on the circuit and test results of a test chip named TMC-TEG3. The technology used is Toshiba's 0.5 µm CMOS Sea-of-Gate gate-array (TC180G series, 3.3V operating voltage). In section II, we present a general scheme of the chip. The new features of the circuit are described in detail in section III and experimental results are presented in section IV. A discussion of the timing accuracy of the circuit is presented in section V.
II. GENERAL SCHEME In our application, two accelerator beams collide at every tens of ns, and the collision generates many secondary particles. Sophisticated electronic detectors catch these particles and record their signals. Since not all of these collisions is interesting from the physics point of view, a trigger signal is generated to identify an interesting event. It will take a few µsec to make a trigger decision, so all the data must be kept in local electronics until the trigger signal comes.
In the TMC, there is a dual port memory to store the temporary data. Two address pointers of the memory, write and read pointers, are incremented synchronous to the system clock and the memory acts as a ring buffer. All the input signal is recorded into the dual port memory of which address is provided by the write pointer. If a trigger signal comes, corresponding part of data are read out from the memory of which address is provided by the read pointer. New data can be recorded even when the trigerd data is read out . In this way, all the timing information of the input signal can be derived without causing any deadtime.
While the TMC stores 32 bits of time sliced data in each clock cycle, there is at most one transition in the cycle due to the detector response time. Thus it is better to reduce data size by implementing an encoding circuit. The encoder searches transition point and encode its address. Thus the 32 bits data are reduced to 5 bits. In addition, there needs a hit tag bit which represent the existence of the transition. Fig. 1 shows a block diagram of the TMC-TEG3 chip. There are 4 input channels in the chip. Each channel has a 32 bit TMC circuit, a PLL circuit, rising-and falling-edge encoders, a 128 word dualport memory, and output timing logic. A 24-bit wide dual-port memory is shared by 2 channels as 12 bits each. There are 4 control and status registers (CSR's) to set write and read pointers, and various conditions.
III. CIRCUIT DESCRIPTION
Input receivers for the clock and measuring signals are also custom designed and operate as either single-ended or differential input receivers. 
A. TMC & Asymmetric Ring Oscillator
The heart of the time-to-digital conversion part is called a time memory cell (TMC), which comprises a voltage-controlled delay element and a memory. In the TMC1004, voltage-controlled delay lines and a DLL circuit were used to obtain precise timing, as shown in Fig. 2-(a) . TMC cells are arranged as an array. Since the sampled data are kept locally and do not move until readout, the power consumption can be kept very low (< 10 mW/ch). The accuracy of the delay-line structure is mainly limited by an accumulation of the timing jitter in the delay line and non-uniformity of the delay elements. In addition, the circuit requires good matching of delays between the clock path and the delay path, since the difference in these delays causes a differential non-linearity error.
The new scheme used in the TEG3 chip is shown in Transistor M1 has been added to have the same structure as the US and its gate is connected to ground.
The element US operates like a NOR gate. When node F goes high between time t2 and t3, the output node S becomes low. On the other hand, when node F goes low at time t6, node H is still high, so the node S remains at a low level. After node H goes low at time t7, the output node S goes to a high level.
At node A, a low-level signal passes through 7 inverter stages to return to node A, while a highlevel signal passes through 9 inverter stages. Since the number of stages is odd for each half cycle, this chain of inverters oscillates. The total cycle time (T) will be (4Tr + 3Tf) + (4Tr+5Tf) = 8 x (Tr + Tf), and we can obtain an equally spaced timing of T/8 (= Tr + Tf ) from this oscillator.
The layout was carefully arranged to have the same load capacitance at nodes A through H and S by adding some dummy transistors and having an equal path length. The layout image of a 32-bit TMC/synchronizing stage is shown in Fig. 4 ; its circuit schematic for one bit is shown in Fig. 5 . The size of the layout for a channel is about 220 µm by 650 µm. The WIN and WOUT are connected circularly and an asymmetric ring oscillator is composed. The TIN is an input signal the timing of which is being measured. The gates of all unused transistors are connected to the VGN line as a part of a filter capacitor.
To encode digitized data, a synchronizing stage is provided after the TMC. A timing diagram of the synchronizing stage is shown in Fig. 6 . First latch (see Fig. 5 ) stores the TIN signal at the falling-edge timing of the WOUT. The latched data is soon available at the PASS output. At half cycle later, the latched data is transferred to the BIT output. The BIT outputs are used for lower bits (B0-B15), and the PASS outputs are used for upper bits (B16-B31) and next cycle bit 0 (NB0). The NB0 is necessary for the data encoding described below. Since these 33-bit data are stable at the Tsync timing as shown in Fig. 6 , all of the data can be stored safely into a 33-bit latch. TIN  B2  B3  B4  B5  B6  B7   B8  B9  B10  B11  B12  B13  B14  B15   B16  B17  B18  B19  B20  B21  B22  B23   B24  B25  B26  B27  B28  B29  B30 
B. Rising and Falling Edge Encoders
The outputs of the 33-bit latch are transferred to rising-and falling-edge encoders. The rising-edge (falling-edge) encoder find the first rising (falling) edge and encodes it to 5-bit data and a hit tag bit.
Other transitions after the first edge are ignored. To detect signal transition between the cycle, the NB0 signal, which is equivalent to bit 0 at the next cycle, is provided to the encoder . Furthermore, "all 0"
and "all 1" conditions are represented by using a spare code with a hit tag bit of 0. The encoding scheme is summarized in Table 2 . The encoded data are written to the dual-port memory half a cycle later. 
C. PLL circuit
The PLL circuit comprises a phase frequency detector (PFD), a charge pump, a loop filter (LPF), and a voltage-controlled oscillator (VCO, that is the asymmetric ring oscillator). An external capacitor (Cvg) is used in the loop filter. A conventional sequential-logic PFD is used for phase/frequency detection [10] . Optionally a "divide by 4" counter can be inserted after the VCO, thus the frequency of the VCO can be either the same or the "multiplied by 4" of the input frequency.
The propagation delay of the delay elements that determine the oscillation frequency of the VCO is controlled through a control voltage (VGN). The delay characteristic of a delay stage (two delay elements) is simulated under best, typical and worst conditions and shown in Fig. 7 . These conditions include supply voltage (Vdd = 3.0 -3.6V), temperature (0 to 70˚C), and processing variations. In the typical condition, the shortest delay becomes about 600 ps. 
D. Readout mode
The readout circuit is accommodated to many kinds of readout circuits. The read pointer provides the address of the readout data and can be incremented synchronous to the clock or an external signal.
For high-rate experiments, all 4-channel data will be read out synchronously with the system clock. In a zero-suppression mode, output strobe signals are generated from the hit-tag bit to send out only non-zero data. For slow readout applications, 4 output channels can be read out through a 12-bit bus after stopping the write operation.
IV. TEST RESULTS
A photograph of the TMC-TEG3 is shown in Fig. 8 . The chip is 6.4 mm by 6.4 mm size and has a 66 k-gate master gate and about 32 k gates are used. Tests were performed at an operating voltage of 3.3V and most of the test were done at the clock frequency of 40 MHz.
A. Time Resolution
A time-resolution measurement was performed using a CAMAC system, which is a popular measurement system in nuclear and high-energy experiments. We used a TMC1004-CAMAC board [11] as a mother board and attached a new TMC chip to a TMC1004 socket through a daughter board.
The TDC tester developed at our laboratory is used as a timing source, with a timing jitter of 20 ps rms. The clock signal is generated from a 80 MHz crystal oscillator and divided by 2 to obtain a symmetric 40 MHz clock. A start signal is supplied to both the TMC and the TDC tester after being synchronized with the clock. After a preset time, the TDC tester generates a signal the timing of which is measured. Fig. 9 shows a part of the linearity curve at the clock frequency of 40 MHz. The TMC circuit digitize an input signal at an interval of 32 stages and a slight gap were seen at 32 bit boundary in the TMC1004. However, there is no apparent gap seen in the TMC-TEG3 due to the uniform structure of the asymmetric ring oscillator. 
B. Differential and Integral nonlinearity

C. PLL Tracking Range and stability
The PLL tracking range was measured. A reference clock is generated by a synthesized signal generator. The frequency and time interval were measured using a modulation domain analyzer. becomes spread. In the extreme case two time intervals appear (short and long interval), since the delay characteristic is not stable at this speed (Fig. 7) .
We can also see from the figure that the PLL is stable for a voltage variation of 3.0 to 3.6 V from 10
MHz to 50 MHz. 
D. PLL Step Response
The step response of the PLL circuit is measured using a 4 GHz timing logic analyzer. The output of the VCO is recorded after resetting the PLL circuit. The measured wave form is converted into frequency and is plotted in Fig. 13 for 100 pF and 1000 pF capacitors in the loop filter. The frequency becomes stable in 4 µsec for both cases. The PLL is unstable for a capacitance of less than 20 pF. The power consumption depends on the conditions of the clock frequency, input signal rate, and readout rate. At 40 MHz, the power consumption is about 21 mW/channel when data recording to the memory is not done while the ring oscillator is running. When the chip starts recording, the power consumption increases to about 29 mW. If an input signal of 1 MHz is applied, the power consumption increases by an additional 16 mW.
For our most severe condition (continuous recording, input rate of 1 MHz, and trigger rate of 100 kHz) the total power consumption becomes about 200 mW/chip. Since our detector system is very complicated, it is relatively hard to implement elaborated cooling system for the electronics. The power consumption of the TMC-TEG3 is low enough and can be cooled by air. Although the power consumption increased from the previous TMC1004, it is sufficiently low compared with using high-speed shift registers.
V. TIMING ACCURACY Fig. 10 also shows a plot of an ideal time distribution; the distribution function, P x ( ), can be
where L is the bit width and the function is normalized to have a unit area. Assuming a Gausssian distribution, G x ( , , ) µ σ , for the various components of the timing error, such as jitter and nonuniformity of the delay elements, the actual distribution function, F(x ,σ), is expressed as a smeared plot of P x ( ) with G x ( , , ) µ σ We fit the data shown in Fig. 10 with the F(x ,σ) multiplying a normalization factor. The fitted curve is also shown in Fig. 10 ; we obtained a σ of 104 ps as the timing error.
To estimate the source of the error, we also measured the jitter of the input clock and VCO output with a oscilloscope which can make a histogram of time jitter and analyze it statistically. We measured a jitter of 30 ps and 13 ps for the input clock and VCO output, respectively. As shown in previous section, the differential and integral nonlinearity errors contribute 24ps and 36ps to the timing error, respectively. The time-to-digital conversion stages also contribute to the error; noise on the WOUT and TIN line causes an error in the time measurement. We estimate that this error could be around 40 ps. A further analysis of the error is required to obtain a better timing resolution.
VI. SUMMARY
A pipeline time-to-digital converter chip (TMC-TEG3), has been successfully designed and fabricated by using a 0.5 µm CMOS gate-array. To implement a high-resolution TDC in a commercial gate-array, an asymmetric ring oscillator controlled by a PLL has been developed. The oscillator generates 32 equally spaced precise timing signals. The digitized data are pipelined to an encoder and a dual-port memory. A time resolution of 250 ps rms is measured at 40 MHz clock. The chip contains 4 channels and consumes less than 200 mW under high-rate conditions.
